Quantcast
Browsing latest articles
Browse All 27 View Live

Image may be NSFW.
Clik here to view.

App note: AXI Chip2Chip reference design for real-time video

AXI Chip2Chip reference design for real-time video application (PDF!) from Xilinx: The LogiCORE™ IP AXI Chip2Chip is a soft Xilinx core that provides bridging between Advanced eXtensible Interface...

View Article


Image may be NSFW.
Clik here to view.

App note: FPGA configuration from SPI Flash memory using a Microprocessor

From Xilinx application note on FPGA configuration method: This application note describes a simple and efficient FPGA configuration method that utilizes a microprocessor to configure an FPGA device...

View Article


Image may be NSFW.
Clik here to view.

App note: D-PHY Solutions

An app note (PDF!) from Xilinx on D-PHY Solutions: Traditionally, interfaces between components on a printed circuit board (PCB) are based on single-ended parallel buses at low bit rates (LVCMOS),...

View Article

Image may be NSFW.
Clik here to view.

App note: Designing efficient digital up and down converters for narrowband...

An app note (PDF!) from Xilinx on designing efficient digital up and down converters for narrowband systems: Digital Up Converters (DUC) and Digital Down Converters (DDC) are key components of RF...

View Article

Image may be NSFW.
Clik here to view.

App note – Power distribution system (PDS) design: Using bypass/decoupling...

An app note (PDF!) from Xilinx on power distribution system (PDS) design using bypass/decoupling capacitors: This application note specifies how to build power distribution systems for Virtex™...

View Article


Image may be NSFW.
Clik here to view.

App note: Implementing a TMDS video interface in the Spartan-6 FPGA

Implementing a TMDS video interface in the Spartan-6 FPGA, an app note here (PDF!) from Xilinx: The DVI and HDMI protocols use TMDS at the physical layer. The TMDS throughput is a function of the...

View Article

Image may be NSFW.
Clik here to view.

App note: Zero Latency Multiplexing I/O for ASIC Emulation

Zero Latency Multiplexing I/O for ASIC Emulation (PDF!) application note from Xilinx: This application note provides a method for FPGA emulation platforms to communicate multiple signals over one I/O...

View Article

Image may be NSFW.
Clik here to view.

App note: Isolation design flow for Xilinx 7 series FPGAs or Zynq-7000 AP...

Xilinx application note, Isolation design flow for Xilinx 7 series FPGAs or Zynq-7000 AP SoCs (ISE Tools) (PDF!) This application note is written for FPGA designers wishing to implement security or...

View Article


Image may be NSFW.
Clik here to view.

App note: QuickBoot method for FPGA design remote update

A QuickBoot method for FPGA design remote update application note (PDF!) from Xilinx: This application note presents detailed descriptions of the QuickBoot method that are important for evaluating the...

View Article


Image may be NSFW.
Clik here to view.

Old, not obsolete. Working with the Xilinx Virtex-E FPGA in a huge BGA package

Andy Brown not only did a nice write up about his experience with the Xilinx XCV600e FPGA and creating a development board for it, but he also did a great video walkthrough: The general aim of this...

View Article
Browsing latest articles
Browse All 27 View Live